Skip to main navigation Skip to search Skip to main content

Design methodology of tunable impedance matching circuit with SOI CMOS tunable capacitor array for RF FEM

  • Bum Kyum Kim
  • , Taeyeop Lee
  • , Donggu Im
  • , Do Kyung Im
  • , Bonkee Kim
  • , Kwyro Lee
  • Korea Advanced Institute of Science and Technology
  • HiDeep Inc.

Research output: Contribution to conferenceConference paperpeer-review

Abstract

For the tunable RF FEMs or Antennas, analysis on optimal design of tunable capacitors which consist of MIM capacitors and RF CMOS switches is performed in terms of quality factor, tuning ratio and harmonics. To handle up to +36dBm RF signal, the Stacked-FET and series Capacitor-Transistor-Capacitor (CTC) configuration applied Coupled-Bias(CB) are proposed, which in addition to being high-linearity can eliminate a negative voltage generator. Using the designed tunable capacitors, optimal tunable matching circuit is proposed.

Original languageEnglish
Title of host publication2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013
Pages7-9
Number of pages3
DOIs
StatePublished - 2013
Event2013 3rd Asia-Pacific Microwave Conference, APMC 2013 - Seoul, Korea, Republic of
Duration: 2013.11.52013.11.8

Publication series

NameAsia-Pacific Microwave Conference Proceedings, APMC

Conference

Conference2013 3rd Asia-Pacific Microwave Conference, APMC 2013
Country/TerritoryKorea, Republic of
CitySeoul
Period13.11.513.11.8

Keywords

  • cellular antennas
  • impedance matching
  • SOI
  • stacked FET
  • Tunable capacitor
  • variable capacitor

Fingerprint

Dive into the research topics of 'Design methodology of tunable impedance matching circuit with SOI CMOS tunable capacitor array for RF FEM'. Together they form a unique fingerprint.

Cite this