Design of CMOS composite transistors with improved operating region

Young Gyu Yu; Seok Woo Choi; Dong Yong Kim; Kyu Tae Park; Hong Jo Ahn

doi:10.1109/MWSCAS.2000.951393

Design of CMOS composite transistors with improved operating region

Young Gyu Yu
, Seok Woo Choi
, Dong Yong Kim
, Kyu Tae Park
, Hong Jo Ahn

Department of Electrical Engineering

Jeonbuk National University
Korea Research Council for Industrial Science and Technology
Ohio State University

Research output: Contribution to journal › Journal article › peer-review

Abstract

In this paper, we propose two new CMOS composite transistors with an improved operating region by reducing a threshold voltage. The proposed composite transistor 1 and 2 employ a P-type folded composite transistor and an electronic zener. diode in order to decrease the threshold voltage, respectively. The simulation has been carried out using 0.25μm n-well process with 2.5V supply voltage.

Original language	English
Pages (from-to)	1034-1037
Number of pages	4
Journal	Midwest Symposium on Circuits and Systems
Volume	3
DOIs	https://doi.org/10.1109/MWSCAS.2000.951393
State	Published - 2000

Quacquarelli Symonds(QS) Subject Topics

Materials Science
Engineering - Electrical & Electronic
Engineering - Petroleum

Access to Document

10.1109/MWSCAS.2000.951393

Cite this

@article{9b00fb68aebc4e689dd7aa005aced57f,

title = "Design of CMOS composite transistors with improved operating region",

abstract = "In this paper, we propose two new CMOS composite transistors with an improved operating region by reducing a threshold voltage. The proposed composite transistor 1 and 2 employ a P-type folded composite transistor and an electronic zener. diode in order to decrease the threshold voltage, respectively. The simulation has been carried out using 0.25μm n-well process with 2.5V supply voltage.",

author = "Yu, \{Young Gyu\} and Choi, \{Seok Woo\} and Kim, \{Dong Yong\} and Park, \{Kyu Tae\} and Ahn, \{Hong Jo\}",

year = "2000",

doi = "10.1109/MWSCAS.2000.951393",

language = "English",

volume = "3",

pages = "1034--1037",

journal = "Midwest Symposium on Circuits and Systems",

issn = "1548-3746",

}

TY - JOUR

T1 - Design of CMOS composite transistors with improved operating region

AU - Yu, Young Gyu

AU - Choi, Seok Woo

AU - Kim, Dong Yong

AU - Park, Kyu Tae

AU - Ahn, Hong Jo

PY - 2000

Y1 - 2000

N2 - In this paper, we propose two new CMOS composite transistors with an improved operating region by reducing a threshold voltage. The proposed composite transistor 1 and 2 employ a P-type folded composite transistor and an electronic zener. diode in order to decrease the threshold voltage, respectively. The simulation has been carried out using 0.25μm n-well process with 2.5V supply voltage.

AB - In this paper, we propose two new CMOS composite transistors with an improved operating region by reducing a threshold voltage. The proposed composite transistor 1 and 2 employ a P-type folded composite transistor and an electronic zener. diode in order to decrease the threshold voltage, respectively. The simulation has been carried out using 0.25μm n-well process with 2.5V supply voltage.

UR - https://www.scopus.com/pages/publications/0034464888

U2 - 10.1109/MWSCAS.2000.951393

DO - 10.1109/MWSCAS.2000.951393

M3 - Journal article

AN - SCOPUS:0034464888

SN - 1548-3746

VL - 3

SP - 1034

EP - 1037

JO - Midwest Symposium on Circuits and Systems

JF - Midwest Symposium on Circuits and Systems

ER -

Design of CMOS composite transistors with improved operating region

Abstract

Quacquarelli Symonds(QS) Subject Topics

Access to Document

Other files and links

Fingerprint

Cite this