Skip to main navigation Skip to search Skip to main content

Hardware-efficient non-decimation RF sampling receiver front-end with reconfigurable FIR filtering

  • Jaeyoung Choi*
  • , Donggu Im
  • , Bum Kyum Kim
  • , Kwyro Lee
  • *Corresponding author for this work
  • Korea Advanced Institute of Science and Technology

Research output: Contribution to conferenceConference paperpeer-review

Abstract

A hardware-efficient non-decimation RF sampling receiver front-end with reconfigurable finite impulse response (FIR) filtering is proposed for multi-band and multi-standard receivers. By adopting a moving average filtering with the charge accumulation, the hardware complexity of the non-decimation filter is only proportional to the number of taps. This makes the proposed non-decimation sampling filter suitable for high-frequency and high-selectivity sampling filters. With a sampling frequency of 1 GHz, a conversion gain of 20 dB and a cascaded NF of 7.5 dB are obtained at the output. The non-decimation FIR filter enhances out-of-band linearity by 10 dB, while suppressing aliasing by 55 dB. The chip is implemented using a 0.18-μm SOI CMOS technology and occupies 0.7 mm2.

Original languageEnglish
Title of host publication2012 Proceedings of the European Solid State Circuits Conference, ESSCIRC 2012
Pages125-128
Number of pages4
DOIs
StatePublished - 2012
Event38th European Solid State Circuits Conference, ESSCIRC 2012 - Bordeaux, France
Duration: 2012.09.172012.09.21

Publication series

NameEuropean Solid-State Circuits Conference
ISSN (Print)1930-8833

Conference

Conference38th European Solid State Circuits Conference, ESSCIRC 2012
Country/TerritoryFrance
CityBordeaux
Period12.09.1712.09.21

Fingerprint

Dive into the research topics of 'Hardware-efficient non-decimation RF sampling receiver front-end with reconfigurable FIR filtering'. Together they form a unique fingerprint.

Cite this