Abstract
A stacked-FET linear 4-bit silicon-on-insulator (SOI) CMOS switched capacitor array is designed for use in tunable antenna matching circuits. A New biasing strategy without negative bias voltage is proposed to circumvent drawbacks such as digital switching noise and harmonics feed-through to the antenna. The proposed switched capacitor array shows almost identical power handling capability to that of the conventional version with negative bias voltage. Compared to other works in SOI or silicon-on-sapphire (SOS) technologies, it shows a comparable or better quality factor, tuning range, power handling capability, and harmonic distortion while consuming ultra low power.
| Original language | English |
|---|---|
| Article number | 6636077 |
| Pages (from-to) | 665-667 |
| Number of pages | 3 |
| Journal | IEEE Microwave and Wireless Components Letters |
| Volume | 23 |
| Issue number | 12 |
| DOIs | |
| State | Published - 2013.12 |
Keywords
- Power handling capability
- Q-factor
- SOI CMOS
- Switched capacitor array
- Tunable matching circuit
- Tuning range
Fingerprint
Dive into the research topics of 'Highly linear silicon-on-insulator CMOS digitally programmable capacitor array for tunable antenna matching circuits'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver