Skip to main navigation Skip to search Skip to main content

Programmable LDPC decoder for wireless network

  • Jeonbuk National University

Research output: Contribution to conferenceConference paperpeer-review

Abstract

Low density parity check (LDPC) code is adopted to high quality satellite broadcast standard in Europe and having been given attention to channel coding of mobile communication due to its high performance. Partially parallel decoding architecture uses less size of the chip. In this paper, we combined the partially parallel architecture with Benes network and implemented LDPC decoder which reduces size of interconnection and supports variable parity-check matrices. The proposed architecture supports multiple code rates and moderate codeword lengths

Original languageEnglish
Title of host publicationProceedings - 2007 International Symposium on Information Technology Convergence, ISITC 2007
Pages171-174
Number of pages4
DOIs
StatePublished - 2007
Event2007 International Symposium on Information Technology Convergence, ISITC 2007 - Jeonju, Korea, Republic of
Duration: 2007.11.232007.11.24

Publication series

NameProceedings - 2007 International Symposium on Information Technology Convergence, ISITC 2007

Conference

Conference2007 International Symposium on Information Technology Convergence, ISITC 2007
Country/TerritoryKorea, Republic of
CityJeonju
Period07.11.2307.11.24

Quacquarelli Symonds(QS) Subject Topics

  • Computer Science & Information Systems
  • Communication & Media Studies

Fingerprint

Dive into the research topics of 'Programmable LDPC decoder for wireless network'. Together they form a unique fingerprint.

Cite this